


# Register Allocation

- \* Access to a register: *very approximate*  $\sim 1$  clock cycle
- to L1 cache:  $\sim 4$  clock cycles
- to L2 cache:  $\sim 10$  clock cycles
- to L3 cache:  $\sim 40$  clock cycles
- \* Access to RAM: " $\sim 100-300$  cycles"



$$\left( \left\{ x \mapsto [rbp-8] \right\}, -16 \right)$$

rax	r8	r12
r10	r9	r13
r11	rsi	r14
rdi		r15

$$\left( \left\{ x \mapsto [rbp-8] \right\}, [rbp-16], [rbp-24], \dots \right)$$

$$\left( \left\{ \right\}, [rbx, r8, r9, r12, \dots, r15, [rbp-8], \dots] \right)$$

① Greedy algorithms

1+2

```

mov rax, 2
mov [rbp-8], rax
mov rax, 4
mov [rbp-16], rax
mov rax, [rbp-8]
add rax, [rbp-16]
    
```

```

mov rax, 2
mov rbx, rax
mov rax, 4
mov r8, rax
mov rax, rbx
add rax, r8
    
```

## Intermediate Representation (IR) (ex. LLVM)


```

mov rax, 2
mov place1, rax
mov rax, 4
mov place2, rax
mov rax, place1
add rax, place2
    
```

## ② Graph Coloring


Given a graph  $G = \langle V, E \rangle$ , choose a mapping  $M: V \rightarrow \text{Color}$  s.t.  
if  $\langle V_1, V_2 \rangle \in E$ , then  $M(V_1) \neq M(V_2)$ .

Problem:  
pick  $M$  to use  
smallest # of colors  
  
 $NP_{\text{complete}}$  !!



Vertices are variables  
Edges are "interference": coexistence  
Colors are storage locations


let  $x=1$  in  
let  $y=x+2$  in  
let  $a=x*3$  in  
let  $b=y+a$  in  
let  $c=b+1$  in  
 $c+2$



### ③ Linear Scanning (similar to ①)

~ Greedy + swapping.

Suppose 2 storage: p1 & p2



p2 = 1 + 2

[rbp - 8] = 1 + 2

```
mov rax, 2
mov p1, rax
mov rax, 4
mov p2, rax
add p2, p1
mov rax, 6
mov p1, rax
mov [rbp - 8], p2
mov rax, 8
imul rax, p1
mov p1, rax
mov rax, p1
mov p2, [rbp - 8]
add rax, p2
```

N storage

place 1  
⋮  
place 2  
⋮  
place N+1  
⋮

1. Not as fast (at runtime) as graph coloring (~12x slower)
2. Much faster (at compile time)