Efficient Memory Management for SMPs

Our work examines system level support for efficient memory management on SMPs running a mixed parallel and sequential workload. Our current work is described in the following paper: